



US006959363B2

(12) **United States Patent**
Southwell et al.

(10) Patent No.: **US 6,959,363 B2**
(45) Date of Patent: **Oct. 25, 2005**

(54) **CACHE MEMORY OPERATION**

(75) Inventors: **Trefor Southwell, Bristol (GB); Peter Hedinger, Bristol (GB)**

(73) Assignee: **STMicroelectronics Limited, Bristol (GB)**

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 199 days.

5,600,817 A	2/1997	Macon, Jr. et al.	395/464
5,649,144 A	7/1997	Gostin et al.	395/421.1
6,134,643 A *	10/2000	Kedem et al.	711/213
6,138,213 A *	10/2000	McMinn	711/137
6,292,871 B1 *	9/2001	Fuente	711/136
6,523,093 B1 *	2/2003	Bogin et al.	711/137
2002/0087802 A1 *	7/2002	Al-Dajani et al.	711/137
2003/0033488 A1 *	2/2003	Gruner et al.	711/145
2004/0049640 A1 *	3/2004	So et al.	711/137

* cited by examiner

(21) Appl. No.: **10/278,772**

(22) Filed: **Oct. 22, 2002**

(65) **Prior Publication Data**

US 2004/0030839 A1 Feb. 12, 2004

(30) **Foreign Application Priority Data**

Oct. 22, 2001 (EP) 01308961

(51) Int. Cl.⁷ **G06F 12/00**

(52) U.S. Cl. **711/137; 711/128; 711/134; 711/144; 711/145**

(58) Field of Search **711/137, 128, 711/133, 134, 144, 145; 712/207**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,499,355 A * 3/1996 Krishnamohan et al. 711/137

Primary Examiner—Brian R. Peugh

(74) *Attorney, Agent, or Firm*—Lisa K. Jorgenson; Dennis M. de Guzman; Seed IP Law Group PLLC

(57) **ABSTRACT**

A cache memory comprises a fetch engine arranged to issue fetch requests for accessing data items from locations in a main memory identified by access addresses in a program being executed, a pre-fetch engine controlled to issue pre-fetch requests for speculatively accessing pre-fetch data items from locations in said main memory identified by addresses which are determined as being a number of locations from respective ones of said access addresses, and a calibrator arranged to selectively vary said number of locations.

36 Claims, 3 Drawing Sheets

